Model-Based Design and Timing: From Simulink and AADL Models to Verified Real-Time Code
How to keep timing correct from model to code: rate-monotonic mapping of multi-rate Simulink models, Rate Transition blocks, AADL architecture analysis, Logical Execution Time…